(China (Mainland))
Product Summary
The GAL16V8C7LP is a low voltage E2CMOS PLD generic array logic. The GAL16V8C7LP at 3.5ns maximum propagation delay time, provides the highest speed performance available in the PLD market. The GAL16V8C7LP can interface with both 3.3V and 5V signal levels. The GAL16V8C7LP is manufactured using Lattice semiconductor advanced 3.3 E2CMOS process, which combines CMOS erase times allow the devices to be reprogrammed quickly and efficiently.
Parametrics
GAL16V8C7LP maximum ratings: (1)Supply voltage VCC: -0.5 to 4.6V; (2)Input voltage applied: -0.5 to 5.6V; (3)I/O voltage applied: -0.5 to 4.6V; (4)Off-state output voltage applied: -0.5 to 4.6V; (5)Storage temperature: -65 to 150℃; (6)Ambient temperature with power applied: -55 to 125℃.
Features
GAL16V8C7LP features: (1)High performance; (2)3.3V low voltage 13V8 architecture; (3)Active pull ups on all pins; (4)E2CELL technology; (5)Eight output logic macrocells; (6)Preload and power on reset of all registers; (7)Electronic signature for identification.
Diagrams
 |
 GAL16LV8C-10LJN |
Lattice |
SPLD - Simple Programmable Logic Devices LO VOLT E2CMOS PLD |
Data Sheet |
Negotiable |
|
||||||
|
GAL16LV8C-15LJ |
Lattice |
SPLD - Simple Programmable Logic Devices LO VOLT E2CMOS PLD |
Data Sheet |
Negotiable |
|
||||||
|
GAL16LV8C-7LJN |
Lattice |
SPLD - Simple Programmable Logic Devices LO VOLT E2CMOS PLD |
Data Sheet |
Negotiable |
|
||||||
|
GAL16LV8D-5LJN |
Lattice |
SPLD - Simple Programmable Logic Devices LO VOLT E2CMOS PLD |
Data Sheet |
Negotiable |
|
||||||
|
GAL16LV8ZD |
Other |
|
Data Sheet |
Negotiable |
|
||||||
|
GAL16V8D-10QPN |
Lattice |
SPLD - Simple Programmable Logic Devices 16 INPUT 8 OUTPUT 5V 1/4 POWER 10ns |
Data Sheet |
|
|
||||||
